



### **2019 UCLA CHIPS Report**

Subramanian lyer

s.s.iyer@ucla.edu





A UCLA Led partnership to develop Applications, Enablement and Core technologies and the eco-system required for continuing Moore's Law at the Package and System Integration levels and develop our students & scholars to lead this effort

Simplify hardware development through novel architectures, integration methods, technologies, and devices.





### What we do @UCLA CHIPS

Large Scale Energy Efficient Systems

Medical Engineering applications

**Advanced Packaging Technologies** 

**Novel Compute architectures** 

Silicon as a heterogeneous fine pitch packaging Platform, Si IF

FlexTrate as a flexible
Biocompatible Heterogeneous
Integration Platform


The CTT as an inmemory compute device






### Some observations

- If Moore's law has enabled miniaturization, why have chips gotten larger?
  - More complex problems
  - More cores
  - More cache memory
- Main memory capacity and access limits performance
- I/Os take up more space and power as system size increases
- Power density and thermal challenges limit performance



Eg. IBM Z14 cpu and cache are each ~700 mm<sup>2</sup> with 6.8B Xtors (2018) and a separate cache die



Intel Pentium cpu ~300mm<sup>2</sup> -3.1 Million Xtors (1993)






# The "Early" Origins of Wafer Scale Integration



Gene Amdahl with Michael Current (2008)



Bumped 100 mm wafer (Ca 1982)





The public talk at the time (and echoed in the (generally ill-informed) modern blogosphere) was that the motivation was processing speed. Going on about reduced interconnect line length, etc.


But the reality was that computer system speed was dominated by architecture and memory access (not much change in that in ≈40 years). The real advantages were in "board" physical size and the mechanical ruggedness of the assembled wafer package.

One could put the logic of an entire PDP-11 computer on a single wafer and DEC (one of the supporting consortium) was pleading with Amdahl to build some modules for sale to the US Air Force for airborne radar processing (bombers have lots of electrical power on board). But Gene kept after the goal of building an IBM-scale mainframe (a la his earlier Amdahl Corp that Fujitsu took over). And we lacked the scale to compete with IBM out of the box. So it goes.

(- Michael Current via email)












### Fast Forward to today



Cerebras has taken WSI to a new scale

And addressed a significant number of problems

This is absolutely the right first Step


But at its core the system is still homogeneous and probably memory starved





### Wafer Scale Integration @UCLA CHIPS

Lets revisit this concept but with a different approach










## Chiplets or Dielets?

A die, in the context of integrated circuits, is a small block of semiconducting material on which a given functional circuit is fabricated. We usually think of dies as bare. Dies are diced out of a wafer

A chip is more or less the same thing but connotes the design aspects rather than the physical attributes. We usually think of chips as packaged.



We will use these terms interchangeably though dielet is more correct







### Important Questions

 What is the optimal pitch at which dies should be interconnected?

What is the optimal dielet size


How close should we assemble dies

Hint: how do we make a SOW look like an ginonormous SOC






## The Dielet Golden Regime



# What is the optimal I/O pitch?

Chip	Area (mm²)	Transistor count (x10 <sup>9</sup> )	Technology node (nm)	
IBM POWER9 [26]	695	8	14	
AMD Zen [27]	44	1.4		
IBM POWER8 [28]	649	4.2	22	
Intel Xeon Haswell E5 [29]	663	5.56	22	
IBM POWER7 + 80 MB [30]	567	2.1	CENTE	
Intel Itanium Poulson [31]	544	3.1	32	
IBM POWER7 + 32 MB [32]	567	1.9	45	
Intel Xeon 7400 [33]	503	1.9	45	



lyer, Jangam & Vaisband, IBM J R&D 2019






# PCBs Heat sink


Chip

Laminate

Board







- Multiple packaging levels
- Disparate materials (Si, Cu, FR4, Molding compound)
- Limited heat sinking
- Solder based interconnects
- Underfill needed
- Die-to-die connections limited by BGA pitch


- Additional level in packaging hierarchy
- All PCB limitations still exist especially thermo-mechanicals
- Limited in size: Sub-system integration
- Requires fine TSVs that add cost
- Interconnect pitch: 50 µm


- Single package level
- Mainly three materials (Si, Cu, Oxide)
- Excellent heat sinking
- Metal-metal interconnects
- No underfill
- Allows for Wafer Scale Integration
- Interconnect pitch: 2-10 μm







# We do this by Thermal Compression Bonding









Pillar resistance:  $35 \text{ m}\Omega$ Shear strength 160 MPa






### The eco system

- The Silicon IF is a versatile platform for heterogeneous integration, but several issues remain
  - Testing, Repair and Reliability
  - Communication on and off the IF
  - Clock distribution
  - Power delivery and heat extraction
  - Dielet supply-chain and ecosystem






## A 50KW High Performance Wafer Scale System on Si IF








### A Modest Graph Processor implementation





Design Details			
Compute dielet area	6 mm <sup>2</sup> (mostly memory)		
Memory Dielet area	2 mm <sup>2</sup>		
Power per tile	0.5W		
tiles per 100mm wafer	625		
# of ARM cores	8750		
Memory BW Network BW	9 TB/s 8TB/s		


To be taped out in TSMC 40nm Technology in January 2020

To be Assembled at UCLA using the SI IF at 10  $\mu m$  die to wafer pitch Cu pillars





# The "Ultimate" System on Si IF



3D stacked combination of memories (DRAM, emerging etc.)

With additional High performance compute in the bottom layer

Memory capacity >12 TB

Intranode BW >1TB/s
Internode BW > 7.5 PB/s


PowerTherm cooled Scalable to stacked system





# Gen 2 FHE\* Packaging for Medical Electronics

#### **Today**






Printed electronics & wiring, ultrathin die, organic thin film semiconductors - at best bendable

\* Flexible Hybrid Electronics








- Fan-Out Wafer Level Packaging with ultralow die shift
- Dielet concept on flexible molding compound (PDMS) bicycle chain principle
- Corrugated lithographically defined high performance interconnects
- Thermally conductive PDMS using metallic nanowires
- Biocompatible
- Transparent









Wireless Power Transfer




Segmented flexible displays


### **Applications**





Wireless Surface electromyography






Flexible  $\mu LED$  displays fabricated using Laser Lift Off mass Transfer





### Background of CTT

- Novel multi-time-programmable non-volatile memory element for HKMG CMOS technologies
- CTTs are as-fabricated CMOS logic devices operated under enhanced charge trapping mode
- Intrinsic device <u>self-heating</u> enhanced charge trapping in HKMG
- Use as an analog memory element for unsupervised learning and in memory compute






	WL	BL	SL
Write	~2V (VPP)	0V	~1.5V (VSL1)
Read	1V (VDD)	Floating	1V (VDD)
Erase	~-1V (VWL)	Floating	2V (VSL2)
Standby	0V	Floating	0V


CTTs have been demonstrated as digital MTPM in multiple nodes - And is being productized







### Use of CTT as Analog Memory Device





Reducing threshold voltage:









# **NeuroCTT V1 (in GF 22FDX)**

An inference engine

with 1024 x 20 CTTs

Fabricated in GF 22FDX

Die size: 2.5x2 mm<sup>2</sup>

Packaging: Wire-bond

Lots of test macros

Test macros:

Devices, arrays, WL driver, neuron, etc.


Array macro (170nm)

**INPUT BUFFERS** 

> **DIGITAL BLOCK**

**WL DRIVER** & ARRAY

Neuron Macro



**OUTPUT BUFFERS** 

**DECAPS** 

**NEURON** 


**WL Driver Macro** 

**ESD Macro** 

Device macro


Array macro (428nm)






# Array Inference Engine Macro Results (V1.0)


Schematic of inference array




CTT array Vector-Matrix Multiplication (VMM)



Room Temperature stability (< 6% over 10 years)








### **Benchmarking NeuroCTTs**

#### CTT is very competitive for neural network apps.

- CMOS-compatible and ready at advanced node
- Third terminal (access switch) is free
- Acceptable variation (no dead cells like in RRAM [6])
- Energy and area efficient both for the device and the periphery
- Accurate programming (including retention)

	Using NeuroSim [1] (with Prof. Shimeng Yu @GaTech)					
	PCM [2]	STT-MRAM [3]	RRAM	Twin-CTT cell	CTT vs. PCM	
Tech.Node	32nm	32nm	32nm	22nm	N/A	
Cell bit	4bit	1bit	4bit	4bit	1x	
R <sub>on</sub>	40K	14.8K	6K	41.67K	~1x	
Chip area (mm²)	16.26	<b>76.13</b>	28.11	8.11	0.499x	
Latency (ms)	2.75	8.42	16.77	1.63	0.593x	
Energy efficiency (TOPS/W)	9.92	1.347	2.79	17.96	1.81x	
Throughput (FPS)	363.02	118.65	59.61	612.87	1.69x	

#### **Accuracy of ResNet Using Analog Devices**




] Chen, Pai-Yu, Xiaochen Peng, and Shimeng Yu. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37.12 (2018): 3067-3080. [2]. G. W. Burr et al., 2014 IEDM, pp. 29.5.1-29.5.4. [3]. Y. Kim et al., "Integration of 28nm MJT for 8~16Gb level MRAM with full investigation of thermal stability," 2011 Symposium on VLSI Technology - Digest of Technical Papers, Honolulu, HI, 2011, pp. 210-211. [4] G. Burr, et al., IEEE Journal on Emerging and Selected Topics in Circuits and Systems 2016 [5] X. Guo, et al., IEDM 2017 [6] X. Zheng, et al., IEDM 2018






### **Unsupervised Learning Using CTT**


• Proof-of-concept network simulated using CTT characteristics to cluster stylized letters z, v, n, and their noisy versions




Perfect clustering achieved after on average 24

presentations








X. Gu and S. S. Iyer, IEEE EDL, 2017





### **Experimental Platform for Demonstration**







### Four years and going strong......

- We have developed of three core technologies (Si IF FlexTrate<sup>tm</sup> and CTT) to acceptable usability levels
- They promise to significantly impact the packaging, medical electronics and inmemory analog computing areas
- Our focus going forward is to
  - move these technologies into manufacturing entities with our consortium partners and helping them leverage these technologies
  - Focus on further technology innovations such as PowerTherm, RF and Photonic interconnects, adaptive patterning, high resolution displays .....
  - Leverage our technologies in novel architectural applications
- Turn out the best and most prepared students to continue in Industry and academia





### Acknowledgements

https://chips.ucla.edu/students

https://www.chips.ucla.edu/faculty

https://www.chips.ucla.edu/alumni







### Our Government and Industrial Sponsors





















ON Semiconductor®











































Semiconductor Research Corporation





